4,494
edits
APL hardware: Difference between revisions
Jump to navigation
Jump to search
TAM
mNo edit summary |
(TAM) |
||
| Line 1: | Line 1: | ||
APL hardware is hardware that has been designed to natively support APL [[array]] operations. This breaks the popular understanding of APL as an interpreted language. Unlike [[wikipedia:x86|x86]], which is targeted to operate on individual [[scalar]]s one at a time, native APL architectures would be targeted to operate on entire arrays at a time, thereby increasing the speed of APL processing. | APL hardware is hardware that has been designed to natively support APL [[array]] operations. This breaks the popular understanding of APL as an interpreted language. Unlike [[wikipedia:x86|x86]], which is targeted to operate on individual [[scalar]]s one at a time, native APL architectures would be targeted to operate on entire arrays at a time, thereby increasing the speed of APL processing. | ||
== The APL Machine == | |||
{{Main|APL Machine}} | |||
The APL Machine was an actual (as opposed to theoretical) hardware implementation, created with the explicit purpose of facilitating programming an analog array processor. | |||
== Cellular APL Computer == | == Cellular APL Computer == | ||