2,951
edits
Performance: Difference between revisions
Jump to navigation
Jump to search
→Performant implementation: Move APL hardware to the end (with other more radical and less popular ideas) and add more context
(→Performant implementation: Move APL hardware to the end (with other more radical and less popular ideas) and add more context) |
|||
| (2 intermediate revisions by one other user not shown) | |||
| Line 43: | Line 43: | ||
=== Ahead-of-time compilation === | === Ahead-of-time compilation === | ||
* [https://snakeisland.com/ Snake Island Research] | * [https://snakeisland.com/ Snake Island Research] | ||
=== APL hardware === | |||
{{Main|APL hardware}} | |||
APL hardware is hardware that has been designed to natively support APL array operations, and was a topic of some interest in the 1970s and 80s. APL hardware in this sense has not been developed. However, [[wikipedia:SIMD|SIMD]] and [[wikipedia:vector processor|vector processor]]s can be used for similar purposes and in some cases are directly inspired by APL. SIMD instructions are now widely available on consumer hardware, having been introduced to Intel's processors beginning in the late 90s. | |||
== Performant usage == | == Performant usage == | ||
| Line 53: | Line 57: | ||
<references /> | <references /> | ||
{{APL | {{APL development}}[[Category:Performance| ]] | ||