APL hardware: Difference between revisions

APL hardware (view source)

22 bytes added , 08:14, 7 July 2022

m

no edit summary

4,493

edits

Revision as of 08:12, 7 July 2022 (view source) Adám Brudzewsky (talk \| contribs) (→‎Cellular APL Computer) ← Older edit		Revision as of 08:14, 7 July 2022 (view source) Adám Brudzewsky (talk \| contribs) mNo edit summary Newer edit →
Line 1:		Line 1:
	APL ~~Hardware~~ is hardware that has been designed to natively support APL array operations. This breaks the popular understanding of APL as an interpreted language. Unlike x86, which is targeted to operate on individual ~~scalars~~ one at a time, native APL architectures would be targeted to operate on entire arrays at a time, thereby increasing the speed of APL processing.		APL hardware is hardware that has been designed to natively support APL [[array]] operations. This breaks the popular understanding of APL as an interpreted language. Unlike [[wikipedia:x86]], which is targeted to operate on individual [[scalar]]s one at a time, native APL architectures would be targeted to operate on entire arrays at a time, thereby increasing the speed of APL processing.

	== Cellular APL Computer ==		== Cellular APL Computer ==